

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2002-299641

(43)Date of publication of application : 11.10.2002

(51)Int.Cl. H01L 29/861
H01L 21/304
H01L 21/308
H01L 21/329

(21)Application number : 2001-104859 (71)Applicant : MITSUBISHI HEAVY IND LTD


(22)Date of filing : 03.04.2001 (72)Inventor : HIROSE FUMIHIKO

(54) METHOD FOR FABRICATING SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a method for fabricating a semiconductor device in which a leakage current is not generated on the heterojunction interface of SiGe/Si.

SOLUTION: In the method for fabricating a semiconductor device having a junction interface where first conductivity type SiGe and second conductivity type Si or SiGe touch each other, the junction interface is cleaned, at the part thereof exposed to the surface, with a solution containing hydrofluoric acid and then cleaned with a solution containing sulfuric acid.



LEGAL STATUS

[Date of request for examination] 15.05.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3572268

[Date of registration] 02.07.2004

[Number of appeal against examiner's
decision of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

*** NOTICES ***

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The production approach of the semiconductor device characterized by for said junction interface washing the part exposed to a front face with the solution containing hydrofluoric acid, and washing with the solution containing a sulfuric acid after that in the production approach of a semiconductor device of having the junction interface in which SiGe of the 1st conductivity type, Si of the 2nd conductivity type, or SiGe carries out mutual contact.

[Claim 2] The production approach of the semiconductor device characterized by to cover an insulating material into the part which said junction interface etched the part exposed to a front face, and washed with the solution containing hydrofluoric acid, and subsequently washed with the solution containing a sulfuric acid after that in the production approach of a semiconductor device of having the junction interface in which SiGe of the 1st conductivity type, Si of the 2nd conductivity type, or SiGe carries out mutual contact, and said junction interface has exposed subsequently to a front face.

[Translation done.]

* NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the manufacture approach of a semiconductor device of manufacturing the diode which used SiGe, and a semiconductor device like a transistor.

[0002]

[Description of the Prior Art] Since the SiGe mixed-crystal film can realize the transistor which was excellent in the high frequency property carrying out to the electron device joined to Si, for example, the structure which carried out sequential junction of the n mold Si-p mold SiGe-n mold Si, i.e., a heterojunction mold bipolar transistor, compared with the structure of only Si, it has spread through the integrated circuit of a high frequency application widely by the end of today. Moreover, this invention person showed clearly that the recovery time amount when carrying out bias conversion from the forward direction to hard flow compared with the conventional Si diode is short, and high-speed operation is possible in the previous application specification of an application for patent No. 044306 [2000 to] and a previous drawing for the diode which joined Si of the p mold SiGe, n mold, or n-mold.

[0003] In the heterojunction mold transistor and diode using the SiGe mixed-crystal film of such a property, it is strongly requested among manufacturers from the viewpoint of the improvement in the yield, and a viewpoint of application expansion that a withstand voltage property is raised. For this reason, although the diode structure of the near part which pressure-proofing requires, i.e., the structure which joined the p mold SiGe and the n mold Si, the structure which joined the n mold SiGe and the p mold Si, and these are generically called SiGe/Si diode below, for this SiGe/Si diode, the leakage current at the time of the reverse bias in a pn junction interface poses a problem.

[0004]

[Problem(s) to be Solved by the Invention] The leakage current produced to the conventional SiGe/Si diode is explained with reference to drawing 3 . Drawing 3 is drawing having shown typically the leakage current produced when a reverse bias is applied to the SiGe/Si diode 10. If a reverse bias is applied to diode 10, a depletion layer 13 will be made like illustration in the place of a pn junction interface, and electric field will concentrate on this depletion layer 13. The part 16 exposed to the exterior of diode exists in a pn junction interface, and the depletion layer in this exposed part 16 is in the inclination for width of face to become narrow compared with the depletion layer of the other place. Therefore, the degree of electric-field concentration becomes high and the leakage current in this exposed part 16 produced to diode will be strongly governed in the matter condition of the exposed part 16.

[0005] Here, the matter conditions of the exposed part 16 which governs the leakage current are specifically the crystal defect in the exposed part 16, air discharge, and three of impurities. Among these, it depends for the crystal defect on the production process of each semi-conductor layer, and since sufficient attention is paid so that a crystal defect may not start quality control of a semi-conductor production process as much as possible, by the time it grows up to be an injurious defect if independent, to the extent that it cannot ignore, in the usual case, it will not result. Moreover, in the advanced

technology given in the application specification of an application for patent No. 025428 [2000 to], and a drawing, management of covering a surface with insulating materials, such as silicone gel, is made so that it may not happen about air discharge.

[0006] However, about an impurity, the effective solution is not former yet clarified like front 2 persons. There is an impurity which adheres at the time of atmospheric air, such as metals, such as Na, K, Fe, and Au, and a hydrocarbon, or rinsing in the impurity element which can cause the leakage current.

Moreover, if the exposed part 16 oxidizes and germanium oxide is generated by the front face, this oxide will also cause the leakage current. Therefore, in order to suppress the leakage current low, in the exposed part 16, the processing which lessens enough the harmful impurity which suppressed the crystal defect, and suppressed air discharge upwards, and carries out induction of the leakage current further is required.

[0007] By the way, in the conventional diode which consists of Si altogether, it is common to carry out thermal oxidation processing of the exposed part of pn junction. If this is the approach of oxidizing the front face of diode under hot oxygen 900 degrees C or more or the ambient atmosphere of a steam and this thermal oxidation processing is performed, Si of an exposed part will oxidize, it will insulation-ize, and, thereby, the leakage current will decrease. Although such an oxidizing [thermally] method is powerless to a metal impurity, with the device of Si system, it is effective and is used frequently until now.

[0008] However, if the conventional oxidizing [thermally] method is applied to SiGe/Si diode as it is, the segregation of germanium will happen to the part of the interface of the oxidizing zone and SiGe which are made on the surface of SiGe, and this will cause the leakage current. For this reason, in order to apply the oxidizing [thermally] method to SiGe, the oxidation conditions from which germanium does not start a segregation need to be retrieval inquired careful, but a report is not yet seen until it continues up to now, but that effective policy is left behind while it has been unsolved.

[0009] In addition, although the trouble of the above-mentioned conventional technique is related with the heterojunction interface of SiGe/Si diode, the same problem is produced also for SiGe/SiGe diode.

[0010] It is made in order that this invention may solve the above-mentioned technical problem, and it aims at a SiGe/Si heterojunction interface or a SiGe/SiGe heterojunction interface, and providing especially the exposure with the production approach of the semiconductor device which does not produce the leakage current.

[0011]

[Means for Solving the Problem] It is characterized by for said junction interface washing the part exposed to a front face with the solution containing hydrofluoric acid, and washing the production approach of the semiconductor device concerning this invention with the solution containing a sulfuric acid after that in the production approach of a semiconductor device of having the junction interface in which SiGe of the 1st conductivity type, Si of the 2nd conductivity type, or SiGe carries out mutual contact.

[0012] Moreover, the production approach of the semiconductor device concerning this invention In the production approach of a semiconductor device of having the junction interface in which SiGe of the 1st conductivity type, Si of the 2nd conductivity type, or SiGe carries out mutual contact, said junction interface etches the part exposed to a front face. Subsequently The solution containing hydrofluoric acid washes, the solution containing a sulfuric acid washes after that, and it is characterized by covering an insulating material into the part which said junction interface has exposed subsequently to a front face.

[0013] If the surface exposure part of the junction interface of SiGe/Si diode is left in atmospheric air, it will oxidize automatically. At this time, mixing of adsorption of the impurities out of atmospheric air (hydrocarbon etc.), the metal (Na, K) ion brought about when an operator contacts empty-handed etc., the oxide (GeO₂) of germanium made by oxidizing further, etc. are assumed as an impurity. These impurities cause the leakage current and reduce the proof-pressure property of a semiconductor device.

[0014] In this invention, SiGe/Si diode is dipped in the solution which contains hydrofluoric acid first for removing the oxide made into this exposed part. By changing the time amount which dips even the thickness of about several micrometers in a hydrofluoric acid solution as an oxidizing zone, it can

remove easily. Hydrogen termination of the junction interface is carried out by this washing processing on the front face of an exposed part. However, a hydrocarbon metallurgy group impurity is not removed at this process.

[0015] Subsequently, if SiGe/Si diode is dipped in a sulfuric-acid content water solution, a metal impurity and a hydrocarbon will melt and appear in a solution, and will be removed from a surface. In this case, although a surface oxidizes by the thickness of 1nm (10A) extent, the oxide (GeO₂) of germanium is not made only from SiO₂ being made in this case. Although surface germanium atom oxidizes under the effect of a sulfuric acid, since germanium oxide melts into the solution of a sulfuric acid, it does not remain in a surface as GeO₂. Impurities, such as a metal, a hydrocarbon, and germanium oxide, are pressed down low, and also the condition of the surface made here can do Si oxide thinly at a surface, and has the work to which this is inactive so much from the external world to an impurity, and suppresses subsequent impurity adsorption.

[0016] Although hydrofluoric acid processing and vitriolization are performed one by one in this invention, when either is missing, the effectiveness of this invention is not discovered. While the removal of GeO₂ in the natural oxidation film becomes inadequate when hydrofluoric acid processing is missing, and the surface natural oxidation film is thick, the metal impurity in the natural oxidation film is unremovable. On the other hand, when vitriolization is missing, the metal impurity and hydrocarbon which it cannot finish taking by hydrofluoric acid processing will remain. Moreover, when these hydrofluoric acid processing and vitriolization are made reverse, in order that a front face may finish with hydrogen termination, the effectiveness that a front face suppresses subsequent impurity adsorption compared with this invention finished with an oxide film becomes weak.

[0017] In SiGe/Si diode, the causes of the leakage current at the time of a reverse bias are one crystal defect in the surface exposure part of a junction interface, 2 air discharge, and three impurities, as mentioned above.

[0018] Although the 1st invention is the approach of removing a surface impurity effectively, it is adding one crystal defect and the process which removes 2 air discharge to this like the 2nd invention, and serves as diode with still less leakage current.

[0019] Specifically, it removes by etching a surface with alkali system water solutions, such as chemical etching, for example, KOH etc., the mixed water solution of fluoric acid and a nitric acid, etc. for removal of the crystal defect of a semi-conductor surface part. Thereby, the crystal defect by the surface damage by processing of a scratch blemish, the plasma, etc. can be removed. After that, in order to remove an impurity, in the hydrofluoric acid solution and sulfuric-acid solution which were shown by 1st invention, sequential immersion is carried out and it washes. Then, contact to air is prevented by covering a front face with an insulating material. By combining these three policies, SiGe/Si diode with little performance degradation by the leakage current can be obtained.

[0020] Although the above-mentioned policy explains the example of SiGe/Si diode, the same effectiveness can be acquired also for SiGe/SiGe diode.

[0021]

[Embodiment of the Invention] Hereafter, various desirable examples of this invention are explained with reference to an attached drawing.

[0022] (Example 1) The p-SiGe/n-Si junction diode was produced as a semiconductor device of an example 1. The production approach is explained with reference to drawing 1. The Si substrate 1 of n mold of 15ohms of membrane resistance cm was prepared (process S11). Laminating formation of the SiGe film 2 of p mold was carried out on this n mold Si substrate 1 at 0.4 micrometers in thickness (process S12). A chemical-vapor-deposition method like CVD was used for membrane formation of this p mold SiGe film 2. Concentration of p mold dopant in the SiGe film 2 was made into 10¹⁷cm⁻³ - three sets. Moreover, germanium concentration in the SiGe film 2 was made into pentatomic %.

[0023] subsequently, parts other than the part which it leaves as diode -- laws, such as dry etching or wet etching, -- by removing using a method, punching processing of a predetermined pattern was performed on the SiGe film 2, and many substrate exposures 3 were formed (process S13). These substrate outcrops 3 set width of face to 1mm, and set 30 micrometers and mutual pitch spacing to 1.5-5mm for

the depth.

[0024] Then, after immersing the SiGe/Si layered product into the hydrofluoric acid solution and performing 1st washing processing, it rinsed and dried, the SiGe/Si layered product was immersed into the sulfuric-acid solution, and 2nd washing processing was performed (process S14). The hydrofluoric acid solution used for the 1st washing processing dilutes the hydrofluoric acid of 48 mass % concentration to 1/50 with water. The sulfuric-acid solution used for the 2nd washing processing prepares a sulfuric-acid 96 mass % water solution and a hydrogen-peroxide-solution 48 mass % solution at a rate of 1:2.

[0025] Then, laminating formation of the metal electrodes 4 and 5 was carried out with the vacuum deposition method on the top face and inferior surface of tongue of a SiGe/Si layered product, respectively (process S15). This SiGe/Si layered product was started along with the cutting plane line 6, and it was made to complete as diode 7 finally (process S16). The production number of the diode 7 at this time could be 50 pieces.

[0026] (Evaluation trial) The leakage current when applying a reverse bias to the produced diode 7 was measured, respectively. The leakage current is in the inclination which increases according to the electrical potential difference of a reverse bias, the electrical potential difference when the leakage current is set to 1mA here was defined as pressure-proofing of diode, and whether this electrical-potential-difference value is high or low estimated the size of the leakage current.

[0027] Consequently, pressure-proofing of 50 diodes 7 was 250V on the average. moreover, the case where 200V are made into a threshold -- total -- it became pressure-proofing beyond it. In addition, when unsettled, it became less than [100V] on the average. The average pressure-proofing at the time of not performing hydrofluoric acid processing (1st washing processing), but performing only vitriolization was set to 200V. Moreover, only in hydrofluoric acid processing, although average pressure-proofing was so much changeless with 200V, the clear defective with which pressure-proofing is less than 100V appeared 4%. Since the V-I property of seeming the effect of the movable ion by the metal impurity was observed when the property of this defective was analyzed, it was checked that the metal impurity is not fully removed.

[0028] (Example 2) The case where the diode of a different type from the above as a semiconductor device of an example 2 is produced is explained with reference to drawing 2 .

[0029] The Si substrate 1 of n mold of 15ohms of membrane resistance cm was prepared (process S21). Laminating formation of the SiGe film 2 of p mold was carried out on this n mold Si substrate 1 at 0.4 micrometers in thickness (process S22). A chemical-vapor-deposition method like CVD was used for membrane formation of this p mold SiGe film 2. Concentration of p mold dopant in the SiGe film 2 was made into 1017cm⁻³ - three sets. Moreover, germanium concentration in the SiGe film 2 was made into pentatomic %.

[0030] subsequently, parts other than the part which it leaves as diode -- laws, such as dry etching or wet etching, -- by removing using a method, punching processing of a predetermined pattern was performed on the SiGe film 2, and many substrate exposures 3 were formed. These substrate outcrops 3 set the path to 1mm, and set 30 micrometers and mutual pitch spacing to 1.5-5mm for the depth. Furthermore, it was immersed in the solution with which 48% water solution of fluoric acid, 70% water solution of nitric acids, and pure water were mixed at a rate of 1:1:10 for about 20 seconds, and surface etching was performed (process S23).

[0031] Then, after immersing the SiGe/Si layered product into the hydrofluoric acid solution and performing 1st washing processing, it rinsed and dried, the SiGe/Si layered product was immersed into the sulfuric-acid solution, and 2nd washing processing was performed (process S24). The hydrofluoric acid solution used for the 1st washing processing dilutes the hydrofluoric acid of 48 mass % concentration to 1/50 with water. The sulfuric-acid solution used for the 2nd washing processing prepares a sulfuric-acid 96 mass % water solution and a hydrogen-peroxide-solution 48 mass % solution at a rate of 1:2.

[0032] Then, laminating formation of the metal electrodes 4 and 5 was carried out with the vacuum deposition method on the top face and inferior surface of tongue of a SiGe/Si layered product,

respectively (process S25). This SiGe/Si layered product was started along with the cutting plane line 6 (process S26). Then, the started SiGe/Si layered product was completed using the silicone gel by the Shin-etsu silicone company as an insulating material 8 as diode 7 by which the covering insulation was covered and carried out in the front face (process S27). The production number of the diode 7 at this time could be 20 pieces.

[0033] (Evaluation trial) The leakage current when applying a reverse bias to the produced diode 7 was measured, respectively. Evaluation conditions presupposed that it is the same as the above-mentioned example 1. Consequently, average pressure-proofing was set to 280V. Moreover, the following [200V] did not appear for the diode of an example 2. As a result of investigating pressure-proofing about the diode when not performing covering by surface etching and silicone gel as an example of a comparison, the average pressure-proofing was 250V. The effectiveness of the approach performed by this example 2 from now on was checked.

[0034]

[Effect of the Invention] According to this invention, generating of the leakage current in a SiGe/Si heterojunction interface is prevented effectively. For this reason, upgrading of semiconductor devices, such as diode with a SiGe/Si heterojunction interface and a bipolar transistor, is planned, and the yield improves, and the application of the SiGe mixed-crystal film is expanded as that result.

[Translation done.]

* NOTICES *


JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1.This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS

[Drawing 1]

S11
基板準備



S12
SiGe成膜




S13
穴あけ加工




S14
洗浄処理




S15
電極形成




S16
切り出し



[Drawing 2]



[Drawing 3]



[Translation done.]


(51)Int.Cl. ⁷	識別記号	F I	キーワード(参考)
H 0 1 L 29/861		H 0 1 L 21/304	5 F 0 4 3
21/304			6 4 1
	6 4 1	21/308	G
21/308		29/91	H
21/329			B

審査請求 有 請求項の数 2 O L (全 5 頁) 最終頁に続く

(21)出願番号	特願2001-104859(P2001-104859)	(71)出願人	000006208 三菱重工業株式会社 東京都千代田区丸の内二丁目5番1号
(22)出願日	平成13年4月3日(2001. 4. 3)	(72)発明者	廣瀬 文彦 神奈川県横浜市金沢区幸浦一丁目8番地1 三菱重工業株式会社基盤技術研究所内
		(74)代理人	100058479 弁理士 鈴江 武彦 (外5名) Fターム(参考) 5F043 BB27 GG01

(54) 【発明の名称】 半導体装置の作製方法

(57) 【要約】
【課題】 SiGe/Siヘテロ接合界面に漏れ電流を生じない半導体装置の作製方法を提供する。
【解決手段】 第1導電型のSiGeと第2導電型のSi又はSiGeとが相互接触する接合界面を有する半導体装置の作製方法において、前記接合界面が表面に露出する部分を、弗化水素酸を含む溶液で洗浄し、その後、硫酸を含む溶液で洗浄する。



【特許請求の範囲】

【請求項1】 第1導電型のSiGeと第2導電型のSi又はSiGeとが相互接触する接合界面を有する半導体装置の作製方法において、
前記接合界面が表面に露出する部分を、弗化水素酸を含む溶液で洗浄し、その後、硫酸を含む溶液で洗浄することを特徴とする半導体装置の作製方法。

【請求項2】 第1導電型のSiGeと第2導電型のSi又はSiGeとが相互接触する接合界面を有する半導体装置の作製方法において、
前記接合界面が表面に露出している部分をエッチングし、次いで、弗化水素酸を含む溶液で洗浄し、その後、硫酸を含む溶液で洗浄し、次いで前記接合界面が表面に露出している部分に絶縁物を被覆することを特徴とする半導体装置の作製方法。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明はSiGeを用いたダイオードやトランジスタのような半導体装置を製造する半導体装置の製造方法に関する。

【0002】

【従来の技術】SiGe混晶膜は、Siと接合させた電子デバイス、例えばn型Si-p型SiGe-n型Siを順次接合した構造、すなわちヘテロ接合型バイポーラトランジスタとすることで、Siのみの構造と比べて高周波特性に優れたトランジスタを実現することができるので、今日では高周波用途の集積回路に広く普及している。また、本発明者は、p型SiGeとn型またはn型のSiとを接合したダイオードでは従来のSiダイオードに比べて順方向から逆方向にバイアス転換したときのリカバリ時間が短く、高速動作が可能であることを、先の特願2000-044306号の出願明細書及び図面において明らかにした。

【0003】このような特性のSiGe混晶膜を利用したヘテロ接合型トランジスタやダイオードにおいて、耐電圧特性を高めることは歩留まり向上の観点と用途拡大の観点とから製造者間で強く要望されている。このため、耐圧のかかる近傍部位のダイオード構造、すなわちp型SiGeとn型Siとを接合した構造、あるいはn型SiGeとp型Siとを接合した構造、これらを総称して以下SiGe/Siダイオードと呼ぶこととするが、このSiGe/Siダイオードではpn接合界面での逆バイアスのときの漏れ電流が問題となる。

【0004】

【発明が解決しようとする課題】従来のSiGe/Siダイオードに生じる漏れ電流について図3を参照して説明する。図3はSiGe/Siダイオード10に逆バイアスをかけたときに生じる漏れ電流を模式的に示した図である。ダイオード10に逆バイアスをかけると、図示のようにpn接合界面のところに空乏層13ができ、こ

の空乏層13に電界が集中する。pn接合界面にはダイオードの外部に露出する部分16が存在し、この露出部分16での空乏層はそれ以外のところの空乏層に比べて幅が狭くなる傾向にある。そのため、この露出部分16での電界集中の度合いが高くなり、ダイオードに生じる漏れ電流は露出部分16の物質状態に強く支配されることとなる。

【0005】ここで、漏れ電流を支配する露出部分16の物質状態とは、具体的には露出部分16における結晶欠陥、空気放電、および不純物の3つである。このうち結晶欠陥は、各半導体層の作製プロセスに依存しており、半導体作製プロセスの品質管理には可能な限り結晶欠陥が入らないように十分な注意が払われているので、通常の場合は単独では無視できないほどの有害な欠陥に成長するまでには至らない。また、空気放電に関してはそれが起こらないように、例えば特願2000-025428号の出願明細書及び図面に記載の先行技術ではシリコンジェルなどの絶縁物で表層を覆うなどの対処がなされている。

【0006】しかし、不純物については前二者のように有効な対処方法がこれまで未だ明らかにされていない。漏れ電流の誘因となりうる不純物元素にはNa、K、Fe、Auなどの金属類、またハイドロカーボンなどの大気や水洗時に付着する不純物などがある。また、露出部分16が酸化されて表面にGe酸化物が生成されると、この酸化物も漏れ電流の原因となる。したがって、漏れ電流を低く抑えるためには、露出部分16において、結晶欠陥を抑え、かつ空気放電を抑えた上に、さらに漏れ電流を誘起する有害な不純物を十分少なくする処理が要求される。

【0007】ところで、全てSiで構成される従来のダイオードにおいては、pn接合の露出部分を熱酸化処理するのが一般的である。これは900℃以上の高温の酸素又は水蒸気の雰囲気下でダイオードの表面を酸化する方法であり、この熱酸化処理を行うと、露出部分のSiが酸化されて絶縁化し、これにより漏れ電流が減少する。このような熱酸化法は、金属不純物には無力であるが、Si系のデバイスでは有効であり、これまでも頻繁に利用されている。

【0008】しかし、従来の熱酸化法をSiGe/Siダイオードにそのまま適用すると、SiGeの表層でできる酸化層とSiGeとの界面の部分にGeの偏析が起こり、これが漏れ電流の原因となる。このため、熱酸化法をSiGeに適用するためにはGeが偏析を起こさない酸化条件の丹念な探索研究が必要であるが、その有効な方策は現在に至るまで未だ報告が見られず、未解決のまま残されている。

【0009】なお、上記従来技術の問題点はSiGe/Siダイオードのヘテロ接合界面に関するものであるが、SiGe/SiGeダイオードでも同様の問題を生

じている。

【0010】本発明は上記の課題を解決するためになされたものであって、SiGe/Siヘテロ接合界面又はSiGe/SiGeヘテロ接合界面、特にその露出面に漏れ電流を生じない半導体装置の作製方法を提供することを目的とする。

【0011】

【課題を解決するための手段】本発明に係る半導体装置の作製方法は、第1導電型のSiGeと第2導電型のSi又はSiGeとが相互接触する接合界面を有する半導体装置の作製方法において、前記接合界面が表面に露出する部分を、弗化水素酸を含む溶液で洗浄し、その後、硫酸を含む溶液で洗浄することを特徴とする。

【0012】また、本発明に係る半導体装置の作製方法は、第1導電型のSiGeと第2導電型のSi又はSiGeとが相互接触する接合界面を有する半導体装置の作製方法において、前記接合界面が表面に露出している部分をエッチングし、次いで、弗化水素酸を含む溶液で洗浄し、その後、硫酸を含む溶液で洗浄し、次いで前記接合界面が表面に露出している部分に絶縁物を被覆することを特徴とする。

【0013】SiGe/Siダイオードの接合界面の表面露出部分は、大気中に放置しておくとして自然に酸化してしまう。このとき、大気中からの不純物（ hidroカーボンなど）の吸着、また作業者が素手などで接触することによってもたらされる金属（Na, K）イオンなどの混入、さらに酸化されてできるGeの酸化物（GeO₂）などが不純物として想定される。これらの不純物は漏れ電流を引き起こし、半導体装置の耐圧特性を低下させる。

【0014】本発明において、先ず弗化水素酸を含む溶液にSiGe/Siダイオードを浸すのは、該露出部分にできる酸化物を取り除くためである。酸化層として数μm程度の厚さでも弗化水素酸溶液に浸す時間を変えることで、容易に取り除くことができる。この洗浄処理により露出部分の表面では接合界面は水素終端される。しかし、この工程では hidroカーボンや金属不純物は除去されない。

【0015】次いで、SiGe/Siダイオードを硫酸含有水溶液に浸すと、金属不純物と hidroカーボンが溶液に溶け出て、表層から取り除かれる。この際に表層は1nm（10Å）程度の厚さで酸化されるが、この際作られるのはSiO₂のみでGeの酸化物（GeO₂）は作られない。硫酸の影響で表層のGe原子は酸化するが、Ge酸化物は硫酸の溶液に溶けるため、表層にGeO₂として残らない。ここでできた表層の状態は、金属、 hidroカーボン、Ge酸化物などの不純物が低く抑えられるほか、表層にSi酸化物が薄くでき、これが外界からの不純物にたいして不活性であり、その後の不純物吸着を抑える働きがある。

【0016】本発明では弗化水素酸処理と硫酸処理を順次行うが、どちらか一方が欠けた場合には本発明の効果は発現しない。弗化水素酸処理が欠けた場合は、表層の自然酸化膜が厚いときに自然酸化膜中のGeO₂の除去が不十分になるとともに、自然酸化膜中にある金属不純物を除去できない。一方、硫酸処理が欠けた場合は、弗化水素酸処理でとりきれない金属不純物と hidroカーボンが残留することになる。また、これら弗化水素酸処理と硫酸処理とを逆にした場合は、表面が水素終端で終わるため、表面が酸化膜で終わる本発明に比べてその後の不純物吸着を抑える効果が弱くなる。

【0017】SiGe/Siダイオードにおいて逆バイアス時の漏れ電流の原因は、上述したように接合界面の表面露出部分での、1)結晶欠陥、2)空気放電、3)不純物である。

【0018】第1の発明は表層の不純物を効果的に除去する方法であるが、これに第2の発明のように1)結晶欠陥と2)空気放電を除去する工程を付加することで、さらに漏れ電流の少ないダイオードとなる。

【0019】具体的には、半導体表面部分の結晶欠陥の除去のために、化学エッチング、例えばKOHなどのアルカリ系水溶液か弗酸と硝酸の混合水溶液などで表層をエッチングすることで取り除く。これにより引っかき傷やプラズマなどの処理による表面損傷による結晶欠陥を取り除くことができる。その後、不純物を除去するために、第1の発明で示した弗化水素酸溶液と硫酸溶液に順次浸漬して洗浄する。その後、表面を絶縁物で覆うことで空気との接触を防止するようにする。これら3つの方策を組み合わせることで、漏れ電流による性能劣化の少ないSiGe/Siダイオードを得ることができる。

【0020】上記方策はSiGe/Siダイオードの例について説明しているが、SiGe/SiGeダイオードでも同様の効果を得ることができる。

【0021】

【発明の実施の形態】以下、添付の図面を参照して本発明の様々な好ましい実施例について説明する。

【0022】（実施例1）実施例1の半導体装置としてp-SiGe/n-Si接合型ダイオードを作製した。その作製方法について図1を参照して説明する。膜抵抗15Ωcmのn型のSi基板1を準備した（工程S11）。このn型Si基板1の上にp型のSiGe膜2を厚さ0.4μmに積層形成した（工程S12）。このp型SiGe膜2の成膜にはCVDのような化学気相堆積法を用いた。SiGe膜2中のp型ドーパントの濃度は10¹⁷cm⁻³台とした。また、SiGe膜2中のGe濃度は5原子%とした。

【0023】次いで、ダイオードとして残す部分以外の部分を乾式エッチング又は湿式エッチングなどの定法を用いて除去することにより、SiGe膜2に所定パターンの穴あけ加工を行い、多数の基板露出面3を形成した

(工程S13)。これらの基板露出部3は、幅を1mm、深さを30 μ m、相互間のピッチ間隔を1.5~5mmとした。

【0024】その後、弗化水素酸溶液中にSiGe/Si積層体を浸漬して第1の洗浄処理を行った後に、水洗、乾燥し、硫酸溶液中にSiGe/Si積層体を浸漬して第2の洗浄処理を行った(工程S14)。第1の洗浄処理に用いた弗化水素酸溶液は、48質量%濃度の弗化水素酸を水で1/50に希釈したものである。第2の洗浄処理に用いた硫酸溶液は、硫酸96質量%水溶液と過酸化水素水48質量%溶液を1:2の割合で調合したものである。

【0025】この後、SiGe/Si積層体の上面と下面に金属電極4、5を真空蒸着法によりそれぞれ積層形成した(工程S15)。このSiGe/Si積層体を切断線6に沿って切り出し、最終的にダイオード7として完成させた(工程S16)。このときのダイオード7の作製個数は50個とした。

【0026】(評価試験)作製したダイオード7に逆バイアスをかけたときの漏れ電流をそれぞれ計測した。漏れ電流は逆バイアスの電圧に応じて増加する傾向にあり、ここでは漏れ電流が1mAになったときの電圧をダイオードの耐圧として定義し、この電圧値が高いか低いかで漏れ電流の大小を評価した。

【0027】その結果、50個のダイオード7の耐圧は平均で250Vであった。また、200Vを閾値とした場合に、全数それ以上の耐圧となった。なお、未処理の場合は平均で100V以下となった。弗化水素酸処理(第1の洗浄処理)を行わず、硫酸処理のみを行った場合の平均耐圧は200Vとなった。また、弗化水素酸処理のみでは平均耐圧は200Vとそれほど変化はないが、耐圧が100Vを下回る明らかな不良品が4%出現した。この不良品の特性を解析したところ、金属不純物による可動イオンの影響と思われるV-I特性が観測されたことから、金属不純物が十分に除去されていないことが確認された。

【0028】(実施例2)実施例2の半導体装置として上記とは異なるタイプのダイオードを作製する場合について図2を参照して説明する。

【0029】膜抵抗15 Ω cmのn型のSi基板1を準備した(工程S21)。このn型Si基板1の上にp型のSiGe膜2を厚さ0.4 μ mに積層形成した(工程S22)。このp型SiGe膜2の成膜にはCVDのような化学気相堆積法を用いた。SiGe膜2中のp型ドーパントの濃度は10¹⁷cm⁻³台とした。また、SiGe膜2中のGe濃度は5原子%とした。

【0030】次いで、ダイオードとして残す部分以外の部分を乾式エッチング又は湿式エッチングなどの定法を用いて除去することにより、SiGe膜2に所定パターンの穴あけ加工を行い、多数の基板露出面3を形成し

た。これらの基板露出部3は、径を1mm、深さを30 μ m、相互間のピッチ間隔を1.5~5mmとした。さらに、弗酸48%水溶液と硝酸70%水溶液と純水とを1:1:10の割合で混合させた溶液に約20秒間浸漬して表面エッチングを行った(工程S23)。

【0031】その後、弗化水素酸溶液中にSiGe/Si積層体を浸漬して第1の洗浄処理を行った後に、水洗、乾燥し、硫酸溶液中にSiGe/Si積層体を浸漬して第2の洗浄処理を行った(工程S24)。第1の洗浄処理に用いた弗化水素酸溶液は、48質量%濃度の弗化水素酸を水で1/50に希釈したものである。第2の洗浄処理に用いた硫酸溶液は、硫酸96質量%水溶液と過酸化水素水48質量%溶液を1:2の割合で調合したものである。

【0032】この後、SiGe/Si積層体の上面と下面に金属電極4、5を真空蒸着法によりそれぞれ積層形成した(工程S25)。このSiGe/Si積層体を切断線6に沿って切り出した(工程S26)。その後、切り出したSiGe/Si積層体を絶縁物8としての信越シリコン社製のシリコンジェルを用いて表面を被覆し、被覆絶縁されたダイオード7として完成させた(工程S27)。このときのダイオード7の作製個数は20個とした。

【0033】(評価試験)作製したダイオード7に逆バイアスをかけたときの漏れ電流をそれぞれ計測した。評価条件は上記実施例1と同じとした。その結果、平均耐圧は280Vとなった。また、実施例2のダイオードでは200V以下のものは出現しなかった。比較例として表面エッチングとシリコンジェルによる被覆を行わない場合のダイオードについて耐圧を調べた結果、その平均耐圧は250Vであった。これから本実施例2でおこなった処理法の有効性が確認された。

【0034】

【発明の効果】本発明によれば、SiGe/Siヘテロ接合界面における漏れ電流の発生が有効に防止される。このため、SiGe/Siヘテロ接合界面をもつダイオードやバイポーラトランジスタ等の半導体装置の品質向上が図られ、また歩留まりが向上し、その結果としてSiGe混晶膜の用途が拡大する。

【図面の簡単な説明】

【図1】本発明の第1の実施形態に係る半導体装置の作製方法を示すフローチャート。

【図2】本発明の第2の実施形態に係る半導体装置の作製方法を示すフローチャート。

【図3】従来の半導体装置を示す断面模式図。


【符号の説明】

- 1…n型Si基板、
- 2…p型SiGe、
- 3…エッチング除去部(基板露出部)、
- 4、5…電極、


6…切断線、
7…半導体装置（ダイオード）、
8…被覆絶縁物、

13…空乏層（接合界面を含む近傍部位）、
16…露出部分（空乏層が外部に露出する部分）。


【図1】



【図2】



【図3】



フロントページの続き

(51)Int.Cl.⁷

識別記号

F I
H O I L 29/91

テーマコード(参考)

L